We investigated the source-to-drain capacitance (C sd ) due to DIBL effect of silicon nanowire (SNW) MOSFETs. Short-channel SNW devices operating at high drain voltages have the positive value of C sd by DIBL effect. On the other hand, junctionless SNW MOSFETs without source/drain (S/D) P N junctions have negative or zero values by small DIBL effect. By considering the additional source-todrain capacitance component, the accuracy of a small-signal model was significantly improved on the imaginary part of Y 22 -parameter.
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Introduction
As the channel length of metal-oxide-semiconductor field-effect transistor (MOSFET) decreases, the short-channel effects (SCEs) and drain-induced barrier lowering (DIBL) effect become important in terms of the device performance. To overcome the SCEs, the silicon nanowire (SNW) MOSFETs have been proposed [1, 2] . The conventional SNW MOSFETs, however, have the problem due to the DIBL effect by source/drain (S/D) P N junctions. The unexpected change of channel inversion charges in MOSFETs results from the DIBL effect. Because the source-to-drain capacitance (C sd ) of transistors is fixed by inversion channel charges, the values of C sd are influenced by the DIBL effect [3] . In this paper, we investigate the values of C sd for conventional SNW MOSFET with long and short-channel lengths. Moreover, we extract the capacitances of junctionless SNW (JLSNW) MOSFET [5] . JLSNW MOSFET is the device structure based on junctionless transistors proposed by J. P. Colinge research group [4, 5] , and it can suppress the DIBL effect because of structure without S/D P N junctions. To exactly model the effects of DIBL on C sd in normal SNW MOSFETs, the additional source-todrain capacitance (C sdx ) has to be added to RF model [3] .
Device structures and RF model of MOSFETs
In this work, the SNW n-type MOSFETs have gate length (L G ) of 30 nm and 1 μm. JLSNW n-type MOSFET has L G of 30 nm. TCAD device simulation is performed by using ATLAS 3-D simulator [6] . The channel and S/D concentrations of SNW nMOSFET are 5×10 18 cm −3 and 1×10 20 cm −3 , respectively. The n-type doping concentration of JLSNW nMOSFET is constant through the channel and S/D regions as 2 × 10 19 cm −3 . Figure 1 (a) shows a small-signal equivalent circuit of RF MOSFETs to extract C sd for SNW and JLSNW MOSFET. C sdx is the additional component reflecting the charge variation due to DIBL effect in the short-channel MOSFETs [3] . τ is the time constant of transport delay [7] . The term of g ds /(1 + jωτ ) shown in Fig. 1 (a) can be modeled by the parallel combination of g ds and C sd as shown in Fig. 1 (b) [7] . Therefore, C sd is given by −τ g sd as follows:
Without C sdx in Fig. 1 (a) , the imaginary part of Y 22 -parameter (Im(Y 22 )) is derived by following equation. Since −τ g ds is equal to C sd , we can extract C sd by Eq. (2). The extraction results of C sd will be discussed in next section. Figure 2 shows the extraction results of C sd and C sdx for SNW and JLSNW MOSFET. Eqs. (1) and (2) show that C sd has the negative or zero values. C sd is defined as the following equation [7] .
Parameter extraction and model verification
where dQ s is the change of channel inversion charges and dV d is the change of drain voltage. Generally, C sd is negative in non-saturation region and becomes zero in saturation region for long-channel devices [7] . However, as shown in Fig. 2 (a) , the values of C sd without C sdx for SNW MOSFET with short-channel are positive at high drain bias conditions. All the devices have the same channel radius (R ch ) of 5 nm. As the drain voltage increases, the DIBL effect occurs in the conventional SNW MOSFET with S/D P N junctions and the injection of electrons from source region increases. And then C sd becomes positive value. On the other hand, C sd is always negative or zero in long-channel SNW MOSFET and JLSNW MOSFET regardless of bias conditions. Since the JLSNW MOSFET doesn't contain S/D P N junctions and current flows in heavily doped body channel, the DIBL effect of JLSNW device is suppressed. It reveals that junctionless device has the robust immunity to DIBL effect.
To exactly model the DIBL effect on C sd , the additional component has to be added to a conventional small-signal equivalent circuit model of a MOS-FET [3] . Adding C sdx to the small-signal model, Im(Y 22 ) is derived as follows:
By the addition of C sdx , C sd is given by C sdx − τ g sd . Figure 2 (b) shows the extraction results of C sdx . In case of short-channel SNW MOSFET, the values of C sdx due to the DIBL effect are much larger than long-channel SNW MOSFET and JLSNW MOSFET. In order to check the accuracy of the RF model with C sdx , the extracted Im(Y 22 ) by SPICE simulation with our RF model were compared with that by TCAD device simulation as a reference data (Fig. 3) . As shown in Fig. 3 (a) , the model without C sdx failed to describe Im(Y 22 ) accurately only for the short-channel SNW MOSFET, while it keeps accurate with case of the model with C sdx in JLSNW and long-channel SNW MOSFET due to small DIBL effect. Figure 3 (b) shows Im(Y 22 ) of short-channel SNW MOSFET with L G = 30 nm according to different drain voltages. The effect of C sdx on Im(Y 22 ) at low drain voltage is negligible owing to small DIBL effect. As the drain voltage increases, however, the DIBL effect occurs remarkably, and the model with C sdx becomes much more accurate than that without C sdx . Consequently, Im(Y 22 ) for short-channel device can be accurately modeled by adding C sdx to RF model.
Conclusion
The investigation of source-to-drain capacitance due to the DIBL effect was investigated for SNW and JLSNW based on the rigorous TCAD device simulation. The values of C sd of the short-channel SNW MOSFET were influenced remarkably by the DIBL effect. The JLSNW device and long-channel SNW MOSFET had the negative or zero C sd , while the short-channel SNW MOS-FET had the positive C sd for high drain voltages. By the addition of C sdx , Im(Y 22 ) was accurately modeled.
